

Figure 1A
(Prior Art)




FIG. 2




FIG. 3




Fig. 18
(Prior Art)




Fig. 5




Fig. 6

FIG. 7 is a timing diagram illustrating a sequence of operations in a system. The diagram shows a clock signal (HLCLK) and two data signals (302 and 304) over time. The clock signal is a periodic square wave. The data signal 302 is a single pulse. The data signal 304 is a sequence of pulses. The diagram is divided into two sections by a vertical dashed line. The left section shows the clock signal and the data signal 302. The right section shows the clock signal and the data signal 304. The data signal 304 is shown as a sequence of pulses, with the first pulse labeled 'Request' and the subsequent pulses labeled '(Data)'. The diagram is labeled 'Fig. 7' at the bottom right.




Fig. 7




Fig. 8




Fig. 9




Fig. 1D




FIG. 11




Fig. 12




Fig. /3




Fig. 14